Report Generated by Test Manager

Title: DCFC_All_Test_Cases_SRD_Section_O_4
Author: Tridib Banik
Date: 17-Jan-2026 16:45:49

Test Environment

Platform: PCWIN64
MATLAB: (R2023b)

Summary

Name	Outcome	Duration (Seconds)
Results: 2026-Jan-17 16:11:52	13	10.426
DCFC_Test_Cases	13	10.4
New Test Suite 1	13	10.4
15.5.0.2.a		1.208
15.5.0.2.b		0.773
15.5.0.3.a		0.755
15.5.0.3.b		0.704
15.5.0.3.c		0.78
15.5.0.4.a		0.767
15.5.0.4.b		0.766
15.5.0.5		0.77
15.5.0.6		0.769
15.5.0.7		0.761
15.5.0.8		0.701
15.5.0.9.a		0.767
15.5.0.9.b		0.772

Results: 2026-Jan-17 16:11:52

Result Type:	Result Set
Parent:	None
Start Time:	17-Jan-2026 16:11:52
End Time:	17-Jan-2026 16:12:03
Outcome:	Total: 13, Passed: 13

Back to Report Summary

DCFC_Test_Cases

Test Result Information

Result Type:	Test File Result
Parent:	Results: 2026-Jan-17 16:11:52
Start Time:	17-Jan-2026 16:11:52
End Time:	17-Jan-2026 16:12:03
Outcome:	Total: 13, Passed: 13

Test Suite Information

Name:	DCFC_Test_Cases

Back to Report Summary

New Test Suite 1

Test Result Information

Result Type:	Test Suite Result
Parent:	DCFC_Test_Cases
Start Time:	17-Jan-2026 16:11:52
End Time:	17-Jan-2026 16:12:03
Outcome:	Total: 13, Passed: 13

Test Suite Information

Name:	New Test Suite 1

Back to Report Summary

15.5.0.2.a

Test Result Information

Result Type: Test Case Result
Parent: New Test Suite 1
Start Time: 17-Jan-2026 16:11:52
End Time: 17-Jan-2026 16:11:54
Outcome: Passed

Test Case Information

Name: 15.5.0.2.a
Type: Baseline Test

Test Case Requirements

Description: 15.5.0.2.a
Document: ../../../Requirement_Mapping/BWC_SRD_Rev7.xlsx

Verify Result

Name	Link to Plot
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)	Link
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)	Link
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)	Link
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)	Link
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)	Link
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)	Link
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)	Link
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)	Link
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)	Link

Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)	Link
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)	Link
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)	Link
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)	Link
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)	Link
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)	Link
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)	Link
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)	Link
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)	Link
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)	Link
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)	Link
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)	Link

Name
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Simulink_Program_Harness1
Harness Owner:	Simulink_Program/Subsystem/Plug-In Charging/dcfc
Release:	Current

Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	150
Checksum:	2213986288 152012511 2331432194 3521432804
Simulink Version:	23.2
Model Version:	1.332
Model Author:	mcmas
Date:	Sat Jan 17 16:11:39 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\PlugInCharging\Design\PlugInChargingValidation\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	1
Simulation Start Time:	2026-01-17 16:11:53
Simulation Stop Time:	2026-01-17 16:11:53
Platform:	PCWIN64

15.5.0.2.b

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 16:11:54
End Time:	17-Jan-2026 16:11:54
Outcome:	Passed

Test Case Information

Name:	15.5.0.2.b
Type:	Baseline Test

Test Case Requirements

Description: 15.5.0.2.b
Document: ../../../Requirement_Mapping/BWC_SRD_Rev7.xlsx

Verify Result

Name	Link to Plot
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)	Link
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)	Link
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)	Link
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)	Link
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)	Link
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)	Link
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)	Link
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)	Link
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)	Link
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)	Link
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)	Link
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)	Link
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)	Link
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)	Link

Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)	Link
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)	Link
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)	Link
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)	Link
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)	Link
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)	Link
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)	Link

Name
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Simulink_Program_Harness1
Harness Owner:	Simulink_Program/Subsystem/Plug-In Charging/dcfc
Release:	Current

Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	150
Checksum:	2213986288 152012511 2331432194 3521432804
Simulink Version:	23.2
Model Version:	1.332
Model Author:	mcmas
Date:	Sat Jan 17 16:11:39 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\PlugInCharging\Design\PlugInChargingValidation\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	1
Simulation Start Time:	2026-01-17 16:11:54
Simulation Stop Time:	2026-01-17 16:11:54
Platform:	PCWIN64

15.5.0.3.a

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 16:11:54
End Time:	17-Jan-2026 16:11:55
Outcome:	Passed

Test Case Information

Name:	15.5.0.3.a
Type:	Baseline Test

Test Case Requirements

Description: 15.5.0.3.a
Document: ../../../../../Requirement_mapping/BWC_SRD_Rev7.xlsx

Verify Result

Name	Link to Plot
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)	Link
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)	Link
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)	Link
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)	Link
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)	Link
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)	Link
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)	Link
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)	Link
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)	Link
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)	Link
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)	Link
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)	Link
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)	Link
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)	Link

Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)	Link
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)	Link
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)	Link
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)	Link
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)	Link
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)	Link
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)	Link

Name
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Simulink_Program_Harness1
Harness Owner:	Simulink_Program/Subsystem/Plug-In Charging/dcfc
Release:	Current

Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	150
Checksum:	2213986288 152012511 2331432194 3521432804
Simulink Version:	23.2
Model Version:	1.332
Model Author:	mcmas
Date:	Sat Jan 17 16:11:39 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\PlugInCharging\Design\PlugInChargingValidation\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	1
Simulation Start Time:	2026-01-17 16:11:55
Simulation Stop Time:	2026-01-17 16:11:55
Platform:	PCWIN64

15.5.0.3.b

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 16:11:55
End Time:	17-Jan-2026 16:11:56
Outcome:	Passed

Test Case Information

Name:	15.5.0.3.b
Type:	Baseline Test

Test Case Requirements

Description: 15.5.0.3.b
Document: ../../../Requirement_Mapping/BWC_SRD_Rev7.xlsx

Verify Result

Name	Link to Plot
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)	Link
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)	Link
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)	Link
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)	Link
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)	Link
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)	Link
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)	Link
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)	Link
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)	Link
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)	Link
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)	Link
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)	Link
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)	Link
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)	Link

Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)	Link
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)	Link
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)	Link
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)	Link
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)	Link
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)	Link
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)	Link

Name
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Simulink_Program_Harness1
Harness Owner:	Simulink_Program/Subsystem/Plug-In Charging/dcfc
Release:	Current

Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	150
Checksum:	2213986288 152012511 2331432194 3521432804
Simulink Version:	23.2
Model Version:	1.332
Model Author:	mcmas
Date:	Sat Jan 17 16:11:39 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\PlugInCharging\Design\PlugInChargingValidation\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	1
Simulation Start Time:	2026-01-17 16:11:55
Simulation Stop Time:	2026-01-17 16:11:56
Platform:	PCWIN64

15.5.0.3.c

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 16:11:56
End Time:	17-Jan-2026 16:11:57
Outcome:	Passed

Test Case Information

Name:	15.5.0.3.c
Type:	Baseline Test

Test Case Requirements

Description: 15.5.0.3.c
Document: ../../../Requirement_Mapping/BWC_SRD_Rev7.xlsx

Verify Result

Name	Link to Plot
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)	Link
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)	Link
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)	Link
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)	Link
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)	Link
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)	Link
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)	Link
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)	Link
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)	Link
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)	Link
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)	Link
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)	Link
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)	Link
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)	Link

Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)	Link
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)	Link
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)	Link
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)	Link
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)	Link
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)	Link
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)	Link

Name
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Simulink_Program_Harness1
Harness Owner:	Simulink_Program/Subsystem/Plug-In Charging/dcfc
Release:	Current

Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	150
Checksum:	2213986288 152012511 2331432194 3521432804
Simulink Version:	23.2
Model Version:	1.332
Model Author:	mcmas
Date:	Sat Jan 17 16:11:39 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\PlugInCharging\Design\PlugInChargingValidation\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	1
Simulation Start Time:	2026-01-17 16:11:56
Simulation Stop Time:	2026-01-17 16:11:56
Platform:	PCWIN64

15.5.0.4.a

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 16:11:57
End Time:	17-Jan-2026 16:11:57
Outcome:	Passed

Test Case Information

Name:	15.5.0.4.a
Type:	Baseline Test

Test Case Requirements

Description: 15.5.0.4.a
Document: ../../../Requirement_Mapping/BWC_SRD_Rev7.xlsx

Verify Result

Name	Link to Plot
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)	Link
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)	Link
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)	Link
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)	Link
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)	Link
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)	Link
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)	Link
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)	Link
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)	Link
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)	Link
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)	Link
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)	Link
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)	Link
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)	Link

Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)	Link
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)	Link
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)	Link
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)	Link
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)	Link
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)	Link
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)	Link

Name
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Simulink_Program_Harness1
Harness Owner:	Simulink_Program/Subsystem/Plug-In Charging/dcfc
Release:	Current

Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	150
Checksum:	2213986288 152012511 2331432194 3521432804
Simulink Version:	23.2
Model Version:	1.332
Model Author:	mcmas
Date:	Sat Jan 17 16:11:39 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\PlugInCharging\Design\PlugInChargingValidation\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	1
Simulation Start Time:	2026-01-17 16:11:57
Simulation Stop Time:	2026-01-17 16:11:57
Platform:	PCWIN64

15.5.0.4.b

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 16:11:57
End Time:	17-Jan-2026 16:11:58
Outcome:	Passed

Test Case Information

Name:	15.5.0.4.b
Type:	Baseline Test

Test Case Requirements

Description: 15.5.0.4.b
Document: ../../../Requirement_Mapping/BWC_SRD_Rev7.xlsx

Verify Result

Name	Link to Plot
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)	Link
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)	Link
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)	Link
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)	Link
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)	Link
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)	Link
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)	Link
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)	Link
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)	Link
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)	Link
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)	Link
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)	Link
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)	Link
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)	Link

Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)	Link
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)	Link
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)	Link
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)	Link
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)	Link
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)	Link
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)	Link

Name
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Simulink_Program_Harness1
Harness Owner:	Simulink_Program/Subsystem/Plug-In Charging/dcfc
Release:	Current

Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	150
Checksum:	2213986288 152012511 2331432194 3521432804
Simulink Version:	23.2
Model Version:	1.332
Model Author:	mcmas
Date:	Sat Jan 17 16:11:39 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\PlugInCharging\Design\PlugInChargingValidation\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	1
Simulation Start Time:	2026-01-17 16:11:58
Simulation Stop Time:	2026-01-17 16:11:58
Platform:	PCWIN64

15.5.0.5

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 16:11:58
End Time:	17-Jan-2026 16:11:59
Outcome:	Passed

Test Case Information

Name:	15.5.0.5
Type:	Baseline Test

Test Case Requirements

Description: 15.5.0.5
Document: ../../../../../Requirement_mapping/BWC_SRD_Rev7.xlsx

Verify Result

Name	Link to Plot
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)	Link
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)	Link
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)	Link
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)	Link
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)	Link
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)	Link
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)	Link
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)	Link
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)	Link
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)	Link
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)	Link
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)	Link
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)	Link
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)	Link

Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)	Link
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)	Link
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)	Link
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)	Link
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)	Link
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)	Link
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)	Link

Name
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Simulink_Program_Harness1
Harness Owner:	Simulink_Program/Subsystem/Plug-In Charging/dcfc
Release:	Current

Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	150
Checksum:	2213986288 152012511 2331432194 3521432804
Simulink Version:	23.2
Model Version:	1.332
Model Author:	mcmas
Date:	Sat Jan 17 16:11:39 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\PlugInCharging\Design\PlugInChargingValidation\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	1
Simulation Start Time:	2026-01-17 16:11:58
Simulation Stop Time:	2026-01-17 16:11:59
Platform:	PCWIN64

15.5.0.6

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 16:11:59
End Time:	17-Jan-2026 16:12:00
Outcome:	Passed

Test Case Information

Name:	15.5.0.6
Type:	Baseline Test

Test Case Requirements

Description: 15.5.0.6
Document: ../../../Requirement_Mapping/BWC_SRD_Rev7.xlsx

Verify Result

Name	Link to Plot
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)	Link
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)	Link
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)	Link
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)	Link
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)	Link
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)	Link
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)	Link
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)	Link
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)	Link
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)	Link
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)	Link
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)	Link
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)	Link
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)	Link

Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)	Link
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)	Link
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)	Link
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)	Link
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)	Link
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)	Link
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)	Link

Name
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Simulink_Program_Harness1
Harness Owner:	Simulink_Program/Subsystem/Plug-In Charging/dcfc
Release:	Current

Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	150
Checksum:	2213986288 152012511 2331432194 3521432804
Simulink Version:	23.2
Model Version:	1.332
Model Author:	mcmas
Date:	Sat Jan 17 16:11:39 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\PlugInCharging\Design\PlugInChargingValidation\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	1
Simulation Start Time:	2026-01-17 16:11:59
Simulation Stop Time:	2026-01-17 16:12:00
Platform:	PCWIN64

15.5.0.7

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 16:12:00
End Time:	17-Jan-2026 16:12:01
Outcome:	Passed

Test Case Information

Name:	15.5.0.7
Type:	Baseline Test

Test Case Requirements

Description: 15.5.0.7
Document: ../../../Requirement_Mapping/BWC_SRD_Rev7.xlsx

Verify Result

Name	Link to Plot
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)	Link
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)	Link
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)	Link
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)	Link
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)	Link
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)	Link
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)	Link
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)	Link
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)	Link
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)	Link
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)	Link
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)	Link
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)	Link
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)	Link

Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)	Link
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)	Link
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)	Link
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)	Link
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)	Link
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)	Link
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)	Link

Name
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Simulink_Program_Harness1
Harness Owner:	Simulink_Program/Subsystem/Plug-In Charging/dcfc
Release:	Current

Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	150
Checksum:	2213986288 152012511 2331432194 3521432804
Simulink Version:	23.2
Model Version:	1.332
Model Author:	mcmas
Date:	Sat Jan 17 16:11:39 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\PlugInCharging\Design\PlugInChargingValidation\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	1
Simulation Start Time:	2026-01-17 16:12:00
Simulation Stop Time:	2026-01-17 16:12:00
Platform:	PCWIN64

15.5.0.8

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 16:12:01
End Time:	17-Jan-2026 16:12:01
Outcome:	Passed

Test Case Information

Name:	15.5.0.8
Type:	Baseline Test

Test Case Requirements

Description: 15.5.0.8
Document: ../../../Requirement_Mapping/BWC_SRD_Rev7.xlsx

Verify Result

Name	Link to Plot
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)	Link
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)	Link
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)	Link
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)	Link
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)	Link
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)	Link
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)	Link
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)	Link
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)	Link
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)	Link
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)	Link
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)	Link
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)	Link
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)	Link

Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)	Link
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)	Link
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)	Link
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)	Link
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)	Link
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)	Link
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)	Link

Name
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Simulink_Program_Harness1
Harness Owner:	Simulink_Program/Subsystem/Plug-In Charging/dcfc
Release:	Current

Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	150
Checksum:	2213986288 152012511 2331432194 3521432804
Simulink Version:	23.2
Model Version:	1.332
Model Author:	mcmas
Date:	Sat Jan 17 16:11:39 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\PlugInCharging\Design\PlugInChargingValidation\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	1
Simulation Start Time:	2026-01-17 16:12:01
Simulation Stop Time:	2026-01-17 16:12:01
Platform:	PCWIN64

15.5.0.9.a

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 16:12:01
End Time:	17-Jan-2026 16:12:02
Outcome:	Passed

Test Case Information

Name:	15.5.0.9.a
Type:	Baseline Test

Test Case Requirements

Description: 15.5.0.9.a
Document: ../../../Requirement_Mapping/BWC_SRD_Rev7.xlsx

Verify Result

Name	Link to Plot
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)	Link
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)	Link
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)	Link
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)	Link
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)	Link
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)	Link
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)	Link
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)	Link
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)	Link
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)	Link
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)	Link
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)	Link
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)	Link
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)	Link

Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)	Link
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)	Link
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)	Link
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)	Link
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)	Link
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)	Link
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)	Link

Name
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Simulink_Program_Harness1
Harness Owner:	Simulink_Program/Subsystem/Plug-In Charging/dcfc
Release:	Current

Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	150
Checksum:	2213986288 152012511 2331432194 3521432804
Simulink Version:	23.2
Model Version:	1.332
Model Author:	mcmas
Date:	Sat Jan 17 16:11:39 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\PlugInCharging\Design\PlugInChargingValidation\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	1
Simulation Start Time:	2026-01-17 16:12:01
Simulation Stop Time:	2026-01-17 16:12:02
Platform:	PCWIN64

15.5.0.9.b

Test Result Information

Result Type:	Test Case Result
Parent:	New Test Suite 1
Start Time:	17-Jan-2026 16:12:02
End Time:	17-Jan-2026 16:12:03
Outcome:	Passed

Test Case Information

Name:	15.5.0.9.b
Type:	Baseline Test

Test Case Requirements

Description: 15.5.0.9.b
Document: ../../../Requirement_Mapping/BWC_SRD_Rev7.xlsx

Verify Result

Name	Link to Plot
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)	Link
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)	Link
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)	Link
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)	Link
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)	Link
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)	Link
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)	Link
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)	Link
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)	Link
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)	Link
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)	Link
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)	Link
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)	Link
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)	Link
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)	Link
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)	Link
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)	Link
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)	Link
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)	Link
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)	Link

Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)	Link
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)	Link
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)	Link
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)	Link
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)	Link
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)	Link
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)	Link
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)	Link
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)	Link
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)	Link

Name
Test Assessment/.../step_1_1:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_2:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_1_3:verify(uint64(HVBatChargeStat) == 0)
Test Assessment/.../step_1_4:verify(uint64(HVBatChargeStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_2_1:verify(uint64(HVBatChargeStat) == 1)
Test Assessment/.../step_3_1:verify(uint64(DC_Isolation_Sts) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_4_1:verify(uint64(DC_Isolation_Sts) == 1)
Test Assessment/.../step_3_1:verify(uint64(HVBat_DC_CntctrStat) == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_6_1:verify(uint64(HVBat_DC_CntctrStat) == 1)
Test Assessment/.../step_7_1:verify(uint64(HVBatChargeStat) == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_8_1:verify((MaxChargeCurrentAllowed) == 2.50*34)
Test Assessment/.../step_9_1:verify((MaxChargeCurrentAllowed) == 2.17*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_10_1:verify((MaxChargeCurrentAllowed) == 1.50*34)
Test Assessment/.../step_11_1:verify((MaxChargeCurrentAllowed) == 1.33*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_12_1:verify((MaxChargeCurrentAllowed) == 1.00*34)
Test Assessment/.../step_13_1:verify((MaxChargeCurrentAllowed) == 0.85*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.70*34)
Test Assessment/.../step_14_1:verify((MaxChargeCurrentAllowed) == 0.15*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0.06*34)
Test Assessment/.../step_16_1:verify((MaxChargeCurrentAllowed) == 0*34)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_18_1:verify((MaxChargeCurrentAllowed) == 0*34)
Test Assessment/.../step_19_1:verify(HVBat_DC_CntctrOpn == 1)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_19_1:verify(HVBatCntctrReq == 1)
Test Assessment/.../step_20_1:verify(HVBatChargeStat == 3)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_21_1:verify(HVBat_DC_CntctrStat == 2)
Test Assessment/.../step_22_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_23_1:verify(DC_Isolation_Sts == 0)
Test Assessment/.../step_24_1:verify(HVBat_DC_CntctrOpn == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_25_1:verify(HVBat_DC_CntctrStat == 0)
Test Assessment/.../step_26_1:verify(HVBatChargeStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_27_1:verify(MaxChargeCurrentAllowed == 0)
Test Assessment/.../step_28_1:verify(DC_Isolation_Sts == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_29_1:verify(HVBatChargeStat == 1)
Test Assessment/.../step_30_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_31_1:verify(HVBat_DC_CntctrStat == 1)
Test Assessment/.../step_32_1:verify(HVBatChargeStat == 2)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_33_1:verify(MaxChargeCurrentAllowed == 1.50*34)
Test Assessment/.../step_34_1:verify(HVBat_DC_CntctrStat == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_35_1:verify(HVBatChargeStat == 6)
Test Assessment/.../step_36_1:verify(MaxChargeCurrentAllowed == 0)



[Back to Report Summary](#)[Back to Signal Summary](#)

Name
Test Assessment/.../step_37_1:verify(DC_Isolation_Sts == 0)



Back to Report SummaryBack to Signal Summary

Simulation

System Under Test Information

Model:	Simulink_Program
Harness:	Simulink_Program_Harness1
Harness Owner:	Simulink_Program/Subsystem/Plug-In Charging/dcfc
Release:	Current

Simulation Mode:	normal
Override SIL or PIL Mode:	0
Configuration Set:	Configuration3
Start Time:	0
Stop Time:	150
Checksum:	2213986288 152012511 2331432194 3521432804
Simulink Version:	23.2
Model Version:	1.332
Model Author:	mcmas
Date:	Sat Jan 17 16:11:39 2026
User ID:	mcmas
Model Path:	C:\Users\mcmas\bwc\sw2-bms\Design\PlugInCharging\Design\PlugInChargingValidation\Battery Management System\Simulink_Program.slx
Machine Name:	BWC-125-1
Solver Name:	FixedStepDiscrete
Solver Type:	Fixed-Step
Fixed Step Size:	1
Simulation Start Time:	2026-01-17 16:12:02
Simulation Stop Time:	2026-01-17 16:12:03
Platform:	PCWIN64